<?xml version="1.0" encoding="gbk"?>
			<?xml-stylesheet type="text/css" href="http://www.edacn.net/css/rss.css"?>
			<rss version="2.0">
			  <channel>
			    <title>johnjn的个人空间</title>
			    <link>http://www.edacn.net/?uid-170631</link>
			    <description></description>
			    <copyright>Copyright(C) johnjn的个人空间</copyright>
			    <generator>SupeSite/X-Space</generator>
			    <lastBuildDate>Mon, 24 Nov 2008 05:06:58 GMT</lastBuildDate><item>
								<title>Verilog HDL代码描述对状态机综合的研究</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-52869</link>
								<description><![CDATA[<DIV class=tit>Verilog HDL代码描述对状态机综合的研究</DIV>
<DIV class=date>2007-11-25 16:59</DIV>
<TABLE style="TABLE-LAYOUT: fixed">
<TBODY>
<TR>
<TD>
<DIV class=cnt id=blog_text>
<P><STRONG>1 引言<BR></STRONG>&nbsp;&nbsp;&nbsp; Verilog HDL作为...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Mon, 20 Oct 2008 14:43:05 GMT</pubDate>
							</item>
							<item>
								<title>Smart Memory</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-51535</link>
								<description><![CDATA[<DIV class=ArticleTitle>VLSI发展趋势对流体系结构的影响</DIV>
<DIV class=ArticleHeader><A href="http://masa.nudt.blog.163.com/blog/static/7569535620086784137642">Link</A> - Mon, 7 Jul 2008 08:41:37 +0800 </DIV>
<DIV class=ArticleDescription><B>Descrip...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Sun, 13 Jul 2008 20:41:56 GMT</pubDate>
							</item>
							<item>
								<title>一道计算时序的题zt</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43635</link>
								<description><![CDATA[<H4 id=subjcns!4699c84063c2947c!1235 style="MARGIN-BOTTOM: 0px">一道计算时序的题</H4>
<DIV class=bvMsg id=msgcns!4699c84063c2947c!1235><FONT size=3>浏览网页时候发现几道不错的题，匝一看都挺简单的，用笔画了一画，居然没有正确的答出一道，惭愧惭愧啊！特转载...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Wed, 19 Mar 2008 19:10:25 GMT</pubDate>
							</item>
							<item>
								<title>Cadence工具简介 ZT</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43602</link>
								<description><![CDATA[<P>Cadence工具简介 <BR>&nbsp;&nbsp;&nbsp; <BR>&nbsp;<BR>&nbsp; 1，逻辑设计与验证 工具 <BR>* 逻辑仿真工具: Cadence NC-Verilog, Verilog-XL, NCSim, <BR>Simvision Waveform. Viewer<BR>* 综合工具: Cadence BuildGates<BR>* 形式验证工具: VerplexLEC</P>
<P>2．综...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Tue, 18 Mar 2008 16:01:43 GMT</pubDate>
							</item>
							<item>
								<title>汉王笔试 ZT</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43592</link>
								<description><![CDATA[<FONT size=2>汉王笔试&nbsp;<BR>下面是一些基本的数字电路知识问题，请简要回答之。&nbsp;<BR>a)&nbsp;什么是Setup&nbsp;和Holdup时间？&nbsp;<BR>b)&nbsp;什么是竞争与冒险现象？怎样判断？如何消除？&nbsp;<BR>c)&nbsp;请画出用D触发器实现2倍分频的逻辑电路？&nbsp;<B...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Tue, 18 Mar 2008 15:47:19 GMT</pubDate>
							</item>
							<item>
								<title>后端设计软件</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43448</link>
								<description><![CDATA[<P>Place &amp; Route : Astro/Apollo, SE, Magma BlastFusion<BR>STA : PrimeTime<BR>Formal Verification : Formality<BR>Dynamic Simulation: Modelsim, nc_verilog, vcs<BR>LPE: Star_rcXT<BR>Physical Verification: Hercules, Dracula, Calibre</P>
<P>protel&nbsp...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Thu, 13 Mar 2008 19:43:07 GMT</pubDate>
							</item>
							<item>
								<title>两大EDA巨头鼎力相助，同济大学的64位多核CPU有望年中面世</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43446</link>
								<description><![CDATA[<DIV class=tit>&nbsp;</DIV>
<DIV class=date>2007-04-11 17:08</DIV>
<TABLE style="TABLE-LAYOUT: fixed">
<TBODY>
<TR>
<TD>
<DIV class=cnt id=blog_text>
<P>两大EDA巨头鼎力相助，同济大学的64位多核CPU有望年中面世[zz]</P>
<P>作者：王彦</P>
<P>同济大...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Thu, 13 Mar 2008 19:08:49 GMT</pubDate>
							</item>
							<item>
								<title>CADENCE和AVANTI的恩怨情仇</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43445</link>
								<description><![CDATA[<DIV class=tit>&nbsp;</DIV>
<DIV class=date>&nbsp;</DIV>
<TABLE style="TABLE-LAYOUT: fixed">
<TBODY>
<TR>
<TD>
<DIV class=cnt id=blog_text>
<P>话说IC越暴利，EDA Tools业竞争也就越激烈，常常是A公司的一批技术骨干，做了一个很好用的东西出来，过一阵子...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Thu, 13 Mar 2008 19:02:41 GMT</pubDate>
							</item>
							<item>
								<title>IC工程师的职业生涯规划zt</title>
								<link>http://www.edacn.net/?uid-170631-action-viewspace-itemid-43444</link>
								<description><![CDATA[<DIV id=showtitle>
<H1>&nbsp;</H1></DIV>
<DIV vAlign="top">
<P>&nbsp;</P></DIV>
<DIV id=showconten></DIV>
<DIV id=showconten>
<P><FONT size=3>首先，一定要具备完善的知识体系，特别要熟知工艺流程以及一些超越技术的内容。</FONT></P>
<P><FONT size=3>要...]]></description>
								<category>blog</category>
								<author>johnjn</author>
								<pubDate>Thu, 13 Mar 2008 18:29:54 GMT</pubDate>
							</item>
							
		</channel>
	</rss>