ASIC Design Verification Verilog SystemVerilog SystemC Vera Synopsys Candence VCS DC NC Prototype FPGA Synplify Pro Xilinx ISE Chipscope Altera ±¾ÈËϲ½»ÌìÏÂÓÐÖ¾ÅóÓÑ£¬ ¼¼Êõ½»Á÷¡¢¹ÛµãÌÖÂÛ¿ÉÁªÏµÎÒ£¨Nick£© £º nickq@s2cinc.com

·¢²¼ÐÂÈÕÖ¾

262/2<12

Êý¾Ýͳ¼Æ

  • ·ÃÎÊÁ¿: 4581
  • ÈÕÖ¾Êý: 27
  • ½¨Á¢Ê±¼ä: 2008-04-08
  • ¸üÐÂʱ¼ä: 2008-09-05

RSS¶©ÔÄ

Open Toolbar