ASIC Design Verification Verilog SystemVerilog SystemC Vera Synopsys Candence VCS DC NC Prototype FPGA Synplify Pro Xilinx ISE Chipscope Altera ±¾ÈËϲ½»ÌìÏÂÓÐÖ¾ÅóÓÑ£¬ ¼¼Êõ½»Á÷¡¢¹ÛµãÌÖÂÛ¿ÉÁªÏµÎÒ£¨Nick£© £º nickq@s2cinc.com
-
Å£±Æ£¬ÊÖ»úµçÊÓ±ê×¼Ö®Õù¡¾×ª¡¿
2008-04-16 12:56:53
-
[ÂÛ̳] ÉîÛÚÊʺϷ¢Õ¹ICÉè¼Æ£¬»¹ÊÇÉϺ£ÊʺϷ¢Õ¹ICÉè¼Æ£¿
2008-04-15 10:29:01
-
08Äê´ó½×î¾ß·¢Õ¹Ç±Á¦µÄ10¼ÒICÉè¼Æ¹«Ë¾
2008-04-09 17:49:22
-
Å£±Æ£¬ÒѸ²¸Ç±±¾©µÄTDÐźÅÒѾ¿ÉÒÔÊÓÆµµç»°
2008-04-09 10:20:03
-
[ÂÛ̳] ÓÐÒâ˼µÄÏûÏ¢£º¶Ô±ÈICÁìÓò¿´³ö******î±ðºÍ¾àÀë
2008-04-08 16:13:42
-
¸ÉASICÑéÖ¤ºÃ£¬»¹ÊǸÉASICÉè¼ÆºÃ£¿
2008-04-08 12:35:17
±êÌâËÑË÷
Êý¾Ýͳ¼Æ
- ·ÃÎÊÁ¿: 4581
- ÈÕÖ¾Êý: 27
- ½¨Á¢Ê±¼ä: 2008-04-08
- ¸üÐÂʱ¼ä: 2008-09-05

